INTRODUCTION
Designing scalable and cost-e↵ective data center interconnect architectures based on electrical packet switches (EPS) is very challenging [3] . Researchers have tried to explore optics and its advantages (in terms of bandwidth scaling, transmission speed, energy e ciency etc.) to address the challenges in data center environment [2] . This has resulted in various hybrid switching architectures [2, 5] for data centers, wherein an optical circuit switch (OCS) is used alongside an EPS. The OCS is used to serve long bursts of tra c and the EPS is used to serve the remaining tra c and short bursts.
The performance of the hybrid switching architecture depends on its scheduler [4] . The scheduler estimates demand based on the incoming tra c, computes switch configuration and maps the tra c on to either the EPS or OCS in a optimal fashion. Existing software based schedulers [2, 5] lack the speed and flexibility to cope with the faster switching technologies and increasing network demands [3] . Slow schedulers can negatively impact the performance of the data center network due to poor resource utilization. As networking requirements increase, the above problem is going to escalate, motivating the need for faster and scalable schedulers. One approach to do this would be to use a hardware based scheduler. We argue that the first step to achieve a good hybrid-switch scheduler is to have a framework for fast prototyping and evaluation of new hardwarebased switch schedulers.
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MOTIVATION
With increasing data rates and emerging fast optical switching technologies [3] [1], software based scheduling can no longer sustain the requirements (i.e., fast demand estimation and e cient schedules computation) of hybrid networks. Software based schedulers used in hybrid switching architectures [2, 5] operate in the order of milliseconds due to their inherent latency (delays during demand estimation, schedule calculation, Input/Output (IO) processing, propagation delay between host and switch). Software based schedulers also requires tight synchronization between the host and switch, which is di cult to achieve at faster switching times and higher transmission rates [3] .
The optical switching time is the time taken by the optical device to configure its input and output ports based on the schedule, so that the incoming optical signals (packets) can be routed towards their destination. During the switching time (which can vary from nanoseconds to milliseconds based on its construction), no packets can be sent through the switch and hence need to be bu↵ered.
Figure 1: Host bu↵ering vs Switch bu↵ering
As an example, a switching infrastructure containing 64x64 input-queued switch (operating at a rate of 10 Gbps per port) with a millisecond switching time results in approximately gigabytes of bu↵ering memory requirement in order to sustain bursts of tra c without losses. Such an amount of memory was not available in the Top of Rack (ToR) switches, forcing packets to be stored at the hosts (Figure 1 , Slow Scheduling). As a result, packets stored in the host can be passed to the switch only at appropriate times, upon a grant from the scheduler. This increases design complexity, end-to-end latency, and forces tight synchronization requirements between hosts and the switch. This can increase the overall tra c latency and jitter of widely used applications (i.e., VOIP, multiuser gaming etc.) and decrease the user quality of experience. As we move towards faster switching times, memory requirements diminish. Under the same configuration, a nanosecond switching time requires only kilobytes of bu↵ering memory. This enables bu↵ering packets directly in the ToR switch (see Figure 1 , Fast Scheduling) and would remove issues relating to synchronization between the host and switch, thereby decreasing design complexity.
The scheduler is a key element that determines the performance of the data center network. With the availability of fast optical switches [3, 1] and increasing network demands, rapid scheduling is a necessity and not an option. Compared to its software counterparts, hardware based schedulers can match the speeds of fast optical switches and can be quick in responding to the dynamically varying network demand. This is inherent due to their hardware design: allowing quick demand estimation, fast schedule computation and rapid communication of computed schedules to the switch.
PROPOSED DESIGN
In the previous section we motivated the need for hardware based schedulers. Hardware may not be fast by default, but with proper implementation fast, high performance operation can be achieved. To this aim, we argue that the path towards the design and implementation of an optimal hardware scheduler requires a flexible framework for rapid prototyping, exploration and evaluation of novel hybrid schedulers. We aim to prototype the framework using a reconfigurable platform, NetFPGA-SUME [6] . The NetFPGA-SUME platform was designed for data center research, and enables the evaluation of new designs under real tra c workloads and with comparable performance.
We partition our design into processing logic, switching logic and scheduling logic as shown in Figure 2 . The processing logic and switching logic are part of the infrastructure that is constant (yet configurable), and the users implement novel design in the scheduling logic module. Incoming packets from hosts H1, H2, .., Hn are sent to the processing logic. There, packets are classified into flows based on configurable look-up rules and places them into their respective Virtual Ouput Queue (VOQ). As the status of a VOQ changes, the subsystem generates scheduling requests and transmits packets upon receiving transmission grants from the scheduling logic. The scheduling logic processes the incoming requests, estimates the demand matrix, and runs the scheduling algorithm, generating corresponding transmission grants. Before providing a grant to the processing logic, the scheduler sends the grant matrix to the switching logic to configure the circuits in the OCS to match the grant matrix. Once the grant message is received by the processing logic, it dequeues packets from the respective VOQ and sends them to the OCS (that has already been configured according to the grant matrix) to be delivered to the respective destination. Based on the scheduling mechanism, residual tra c can be sent through the EPS. The scheme allows for multiple VOQs to be served at once, matching the port dimensions of the switching logic.
The design contains network interfaces, memory interfaces and various logical elements, omitted from the discussion for clarity. Individual partitions can be designed as sep- arate entities and then integrated to realize a setup that emulates or uses commodity network devices. The resulting testbed enables us to explore scheduling architectures for hybrid switching, hybrid topologies for data center networks, synchronization issues, scalability and latency requirements in heterogeneous networks etc. It also allows to detect and analyse transient e↵ects that may not be visible under simulation environments. The proposed architecture has the advantage of supporting both centralized and distributed implementations. A large testbed can be assembled, using tens of processing elements, a centralized scheduling entity and a commercial OCS. This implementation also allows to explore SDN practices over the hybrid network.
CONCLUSION
This paper motivates the need for hardware based schedulers in hybrid switches in order to meet emerging data center requirements. We have shown the main drawbacks that arise when using software based schedulers. We argue that the first step to achieve an optimal hybrid switch scheduler is to have a framework for rapid prototyping and assessment of new hardware-based scheduling algorithms. Finally, we show the architecture of the proposed framework, serving as an enabler for new scheduling algorithms.
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